

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/796,189	03/10/2004	Isao Hasegawa	65933-067	2729
7590 11/15/2005			EXAMINER	
McDermott, Will & Emery 600 13th Street, N.W.			ROY, SIKHA	
Washington, DC 20005-3096			ART UNIT	PAPER NUMBER
, _			2879	

DATE MAILED: 11/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

				H		
	App	olication No.	Applicant(s)			
0.00	i	796,189	HASEGAWA ET AL.			
Office Action Summ	a r y Exa	miner	Art Unit			
		na Roy	2879			
The MAILING DATE of this concerning the Period for Reply	ommunication appears	on the cover sheet	with the correspondence address			
WHICHEVER IS LONGER, FROM - Extensions of time may be available under the after SIX (6) MONTHS from the mailing date of	THE MAILING DATE (provisions of 37 CFR 1.136(a). It this communication. aximum statutory period will apply d for reply will, by statute, cause emonths after the mailing date of	OF THIS COMMUNITY IN THE SECTION OF THIS COMMUNITY IN THE SECTION OF THE SECTION	a reply be timely filed ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).			
Status						
1) Responsive to communicatio	n(s) filed on 28 Octobe	er 2005.				
2a) This action is FINAL.						
3) Since this application is in co	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the						
Disposition of Claims						
4)⊠ Claim(s) <u>13-18</u> is/are pending	in the annlication					
4a) Of the above claim(s) 13 a	• •	n from consideratio	n			
5) Claim(s) is/are allowed	· 		•••			
6)⊠ Claim(s) <u>15-18</u> is/are rejected						
7) Claim(s) is/are objecte						
8) Claim(s) are subject to		tion requirement.				
Application Papers						
9)☐ The specification is objected t	a butba Evanias					
	•	nocented or b) 🗆 e				
10) The drawing(s) filed on 10 Ma						
Applicant may not request that a						
11) The oath or declaration is objective.			g(s) is objected to. See 37 CFR 1.121(d).			
	to by the Examin	er. Note the attach	ed Office Action of John P 10-152.			
Priority under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a		ty under 35 U.S.C.	§ 119(a)-(d) or (f).			
a)⊠ All b)□ Some * c)□ Non						
1. Certified copies of the						
	2. Certified copies of the priority documents have been received in Application No. 10/378,907.					
	3. Copies of the certified copies of the priority documents have been received in this National Stage					
application from the Int						
* See the attached detailed Offic	e action for a list of the	certified copies no	t received.			
Attachmont(e)	·					
Attachment(s) 1) Notice of References Cited (PTO-892)		∧ □	Communication (DTO 442)			
2) Notice of Praftsperson's Patent Drawing R	eview (PTO-948)		Summary (PTO-413) (s)/Mail Date			
3) Information Disclosure Statement(s) (PTO-Paper No(s)/Mail Date 8/2/05,8/19/05.	1449 or PTO/SB/08)		Informal Patent Application (PTO-152)			
S. Patent and Trademark Office PTOL-326 (Rev. 7-05)	Office Action St	ummary	Part of Paper No./Mail Date 1105			

DETAILED ACTION

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on October 28, 2005 has been entered.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 15-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over JP 10170955 to Ichimura et al., and further in view of U.S. Patent 5,962,916 to Nakanishi et al.

Regarding claim 15 Ichimura discloses (sections [0003] – [0005], [0021], [0031] – [0033] Figs.2, 9a, 9b, 15) a display apparatus comprising a liquid crystal device including an optical element having an anode (pixel electrode), luminous element and a cathode (counter electrode) formed on layered structure of wires wherein the layered structure of wires is provided in a contact hole formed in an insulating film comprised of first insulating film 18 of SiO₂ film of thickness 30 nm and second insulating film 19 of

SiN of thickness of 370 nm. Ichimura further discloses the layered structure of wires includes first metal layer made of refractory metal Ti, wiring layer made of Al and a second metal layer of Ti having thickness of 100 nm formed in this order.

Claim 15 differs from Ichimura in that Ichimura does not explicitly disclose the contact hole includes a step difference at a boundary between the first insulating layer and the second insulating layer caused by different etching rates of the first insulating and second insulating layers.

Nakanishi in the pertinent art of manufacturing of thin film transistors discloses (Figs. 3 and 4 column 4 lines 45-67, column 5 lines 11-25) on the polycrystalline silicon film 25 an insulating silicon oxide film 27 and on the silicon oxide film 27 a silicon nitride film 28 are formed. Nakanishi further discloses that the insulating film of silicon oxide 27 has a faster etching rate with respect to hydrofluoric acid-based etchant than that of the silicon nitride film 28 and hence the width of the contact hole 30 formed in the insulating layers differ, resulting in a step difference at a boundary between the first insulating layer 27 and second insulating layer 28 as shown in Fig. 4. Furthermore Nakanishi discloses that because of the step difference formed at a boundary between the first insulating layer and second insulating layer caused by different etching rates in the contact hole, the contact failure can be prevented of the source and drain electrodes that are formed through the contact hole.

Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to include a step difference at a boundary between the first insulating layer and the second insulating layers caused by different etching rates as taught by

Nakanishi in the contact hole of Ichimura for preventing contact failure of the source and drain electrodes formed through the contact hole.

Regarding claim 16 Nakanishi discloses in the Fig. 4 that the contact hole 30 is formed in such a manner that the second insulating layer 28 has a taper slower than that of the first insulating layer 27.

Regarding claim 17 Ichimura discloses the second insulating film is formed such that the thickness (370 nm) of the second insulating film is greater than that of the first insulating layer and is less than 600nm.

Regarding claim 18 Ichimura discloses the first metal layer of Ti (thickness 50 nm) is thicker than the first insulating layer (thickness 30 nm).

Claims 15, 16 and 17 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent 6,281,552 to Kawasaki et al. and further in view of U.S. Patent 5,962,916 to Nakanishi et al.

Regarding claim 15 Kawasaki discloses (Figs. 2A, 2C, column 8 lines 12-28, column 17 lines 20-30, column 18 lines 20-25,46, 47) a self-light emitting display panel including driving circuit portion comprising layered structure of wires in the circuits formed from thin film transistors and optical element (pixel portion) formed on the layered structure of wires comprising anode (pixel electrode) 2027, luminous element (EL material) 2029 and a cathode 2030 (Fig. 15B). Kawasaki discloses circuit structure comprising a protective insulating film 150, an interlayer insulating film 151 and a

contact hole wiring structure (152 – 156), the protective insulating film and the interlayer insulating film formed from different material selected from silicon nitride film, silicon oxide film, silicon nitride oxide film, the interlayer insulating film 151 being stacked on the protective insulating film 150 (constitute a lamination film). The contact holes reaching the source regions or the drain regions of the respective TFT's are formed to form source wirings 152 – 156. Kawasaki discloses the wiring structure (electrodes) comprising a three-layered laminated film structure consisting of first refractory metal layer of Ti, wiring layer formed on the first metal layer of Al film containing Ti and second refractory metal layer of Ti film having thickness of 150 nm.

Regarding claim 15 Kawasaki does not explicitly disclose the contact hole includes a step difference at a boundary between the first insulating layer and the second insulating layer caused by different etching rates of the first insulating and second insulating layers.

Nakanishi in the pertinent art of manufacturing of thin film transistors discloses (Figs. 3 and 4 column 4 lines 45-67, column 5 lines 11-25) on the polycrystalline silicon film 25 an insulating silicon oxide film 27 and on the silicon oxide film 27 a silicon nitride film 28 are formed. Nakanishi further discloses that the insulating film of silicon oxide 27 has a faster etching rate with respect to hydrofluoric acid-based etchant than that of the silicon nitride film 28 and hence the width of the contact hole 30 formed in the insulating layers differ, resulting in a step difference at a boundary between the first insulating layer 27 and second insulating layer 28 as shown in Fig. 4. Furthermore Nakanishi discloses that because of the step difference caused by different etching

rates formed at a boundary between the first insulating layer and second insulating layer in the contact hole the contact failure can be prevented of the source and drain electrodes that are formed through the contact hole.

Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to include a step difference at a boundary between the first insulating layer and the second insulating layers in the contact hole of Kawasaki as taught by Nakanishi for preventing contact failure of the source and drain electrodes formed through the contact hole.

Regarding claim 16 Nakanishi discloses in the Fig. 4 that the contact hole 30 is formed in such a manner that the second insulating layer 28 has a taper slower than that of the first insulating layer 27.

Regarding claim 17 Kawasaki discloses (column 7 lines 40-44, column 8 lines 12-14) the second insulating layer 151 is formed with thickness of 500-1500 nm, greater than the thickness of first protective insulating layer 150 having thickness in the range from 100-400nm.

Response to Arguments

Applicant's arguments with respect to claim 15 have been considered but are moot in view of the new ground(s) of rejection.

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sikha Roy whose telephone number is (571) 272-2463. The examiner can normally be reached on Monday-Friday 8:00 a.m. – 4:30 p.m.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nimeshkumar D. Patel can be reached on (571) 272-2457. The fax phone number for the organization is (703) 308-7382.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sikha Roj

Sikha Roy Patent Examiner Art Unit 2879